The supply voltage scaling has become increasingly challenging in the advanced CMOS technology due to the threshold voltage requirement for transistor OFF leakage, limiting the system energy efficiency. Spintronic logic utilizes the physical quantity of magnetization or spin as a computation variable, offering new design paradigms in terms of ultralow voltage operation and nonvolatility, but suffering from switching inefficiency of the charge-to-spin conversion. The magnetoelectric spin-orbit (MESO) device has been proposed as a new alternative logic device candidate to solve these issues by magnetoelectric transduction using a novel multiferroic oxide [both ferroelectric (FE) and antiferromagnetic], a ferromagnet and a spin injection layer. It enables a path toward 10-100× switching energy reduction compared to CMOS inverter in 2018 node, due to the device and material innovations of a novel switching mechanism. In this paper, in order to build a MESO logic family for new circuit and architecture exploration, we propose for the first time the fundamental building blocks such as MESO sequential and combinatorial circuits for the synchronous logic operation. We employ a transistor sharing and a novel multiphase clocking scheme to address the circuit design issues such as clock control, directionality of state propagation, and power gating and enable the design exploration for MESO digital logic. Based on the proposed circuit techniques, we demonstrate these MESO logic functions operating at a supply voltage of 100 mV and a clock period of 1.2 ns with 320-ac FE polarization through the circuit simulations.
I. INTRODUCTION
Spintronic and multiferroic logics belong to the class of devices utilizing a new physical quantity (known as an order parameter such as magnetization and ferroelectricity) as a computation variable. Computing with these new variables can be energy efficient and nonvolatile [1] , [2] , [6] , [9] , i.e., preserving the computation state when the power of the integrated circuit is switched OFF. The nonvolatile logic can improve the power and computational efficiency by allowing the processor to stay at unpowered sleep states more often with less energy. In addition, these new computing logics can further improve the logic efficiency in terms of a number of gates per logic block and interconnect scalability [6] and be amenable to new forms of computing for artificial intelligence such as networks of nanooscillators [17] and emerging neuromorphic architecture [18] , [19] . Moreover, the switching mechanism of the spintronic logic is not controlled by the thermionic emission energy of electrons, which potentially allows aggressive lowering of supply voltage and the device switching energy [2] , [3] . However, the existing spintronic logic devices suffer from high energy and long switching time due to the inefficiency in converting chargeto-spin [1] . In particular, this results in: 1) large write currents (∼100 µA/bit) producing high Joule heat dissipation and 2) slow switching time (∼10 ns) when such a large current needs to be ''ON'' [2] , [6] . A new type of spintronic logic device has been recently proposed, namely, the magnetoelectric spin-orbit (MESO) device [2] . It employs a magnetoelectric (ME) material for input voltage to magnetism transduction [9] , [11] , [12] and a novel magnetism/spin to output charge conversion mechanism [10] [based on the electron spin-orbit (SO) physics] to address issues limiting the previous spintronic logic devices [1] . Fig. 1(a) shows an example of a MESO device with: 1) ME stack (b f ) composed of metal interconnect, ferroelectric (FE) and ferromagnetic (i.e., multiferroic) materials, and ferromagnet (FM) and 2) SO stack (fa) composed of an FM and an inverse spin-orbital coupling (SOC) stack [7] [ Fig. 1(b) ]. The injected charge current is spin-polarized by the FM (f f ). The injection of the spin current to an SOC layer transfers the information of the spin current into a 2-D electron charge current (I ISOC , whose direction ± depends on the FM magnetization/injected spin polarization) using the inverse SOC (ISOC) effect at the SO stack interface to generate an output charge current. The switching mechanism of FM with multiferroic interfacial coupling has been simulated in [15] and [16] and experimentally demonstrated in [2] and [3] .
Comparing to other spin-based devices, the spin-to-charge and the charge-to-spin conversion can be efficiently achieved within one MESO device [2] , [3] . Given this unique device property, MESO has good cascadability benefit from its charge-based input and output currents. Fig. 1(c) shows the schematic of cascaded two MESO devices. In addition, MESO devices offer scaling advantages, where its switching energy is reduced linearly with the material dimensional scaling, showing a promising path toward sub-10-aJ/bit switching and 10-100× switching energy reduction in the advanced technology process nodes [2] - [4] .
While tremendous research focus has been placed on the development and integration of MESO at the material and device level [1] - [4] , circuit-level co-design is critical to obtain the benefits at the logic and interconnect circuit levels. Liang et al. [5] analyzed the design challenges in MESO-based circuits including analyzing sneak paths, pulsewidth requirement, and input state-dependent MESO majority gate operation with multiple inputs. However, the design of the MESO circuit building blocks which can achieve sequential and combinatorial functionalities have not been addressed, which is critical for the practical synchronous logic design.
To enable circuit and architecture exploration of MESO technology, we investigate MESO circuits for the basic synchronous logic functions including MESO sequential and combinatorial circuits. We focus on the device-circuit co-design for functionality demonstration and employ the circuit-level techniques that can be implemented with the today's CMOS technology. We also present MESO circuit examples to illustrate different logic functions. The key accomplishments of our work are as follows.
1) We employ the physics-based Verilog-A modeling and combine with the MESO macromodel [3] , [4] to simulate the MESO switching and state propagation for circuit design. 2) We propose a novel clocking scheme for MESO sequential circuits and demonstrate the state propagation in cascaded MESO devices. 3) We propose a shared transistor design for power gating MESO circuits and demonstrate combinatorial functions in MESO circuits. The remainder of this paper is organized as follows. In Section II, we introduce the MESO macrocircuit model with the Landau-Khalatnikov (LK) dynamics-based Verilog-A model for FE switching. In Section III, we present the novel clocking scheme for sequential MESO circuits, followed by the power gating techniques for combinatorial MESO circuits in Section IV. We also discuss the design examples that show the basic logic functions. Section V concludes with the results.
II. MESO DEVICE MODELING
We adopt the circuit model proposed in [3] and [4] for MESO device modeling. Two critical components in MESO device are modeled as: 1) FE switching in the ME capacitor and 2) ISOC current I ISOC generation in the SO stack. The FE is modeled using the LK equation implemented in Verilog-A. The output charge current generated in the SO stack is modeled with a current-controlled current source. Fig. 2 shows the LK model and the switching hysteresis loop of the FE in the ME [3] , [4] . C 0 is the intrinsic capacitance calculated as a parallel plate capacitor, where A is the capacitor area, d is the FE thickness, and ε 0 is the vacuum dielectric constant. The voltage across the FE V FE and the polarization charge Q FE are modeled as
where
Note that a 1 , a 11 , and a 111 are the LK model parameters corresponding to the FE material properties [3] , [4] . The default model parameters' value is shown in Fig. 2(b) . The nonlinear capacitance C FE as a function of Q FE is expressed as 
B. CIRCUIT MACROMODEL FOR MESO DEVICE
In the ME capacitor stack, the FM polarizationσ is determined by the FE polarization charge Q FE . I ISOC generated in the SO stack depends on three parameters, namely, the FM polarizationσ , the injected spin current I s , and the overall effective spin-to-charge conversion efficiency η. Fig. 3(a) illustrates the relationships of I ISOC ,σ , and I s . I ISOC can be expressed as a scalar triple product Here, we use the normalized polarization charge Q FE_NORM ''+1'' or ''−1'' derived from the Verilog-A model in Section II-A to represent the polarization directionσ of the FM, where ''+1'' representsσ = −ŷ, ''−1'' representŝ σ = +ŷ. As shown in Fig. 3 (a), positive and negative charge currents I ISOC indicate the current direction ofx and −x, respectively. Since the FM polarization is used to represent the MESO logic state, Q FE_NORM can be used to indicate the MESO state in the circuit simulation. In particular, Q FE_NORM of ''+1'' indicates the MESO state ''1,'' while Q FE_NORM of ''−1'' indicates the MESO state ''0.'' Fig. 3(c) shows the macromodel of the MESO device connected to nMOS for current supply I supply [ Fig. 3(b) ]. The nMOS transistor is controlled by V G , C FE is modeled using Verilog-A as discussed in Section II-A, and the other circuit parameters are described in Table 1 . The SO stack fn is modeled as series connected resistors R S1 and R S2 , and the charge current through the SO stack is I RS (supply current) and I RS2 (leakage current). Therefore, I ISOC can be modeled as a current I RS1 controlled current source with the MESO logic state parameter Q FE_NORM
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The MESO switching operation is described as follows [ Fig. 3(c) ]. When a positive current (x from left-to-right) I IN is injected to the input terminal b depositing positive charge into C FE and switching it to ''+1'' (Q FE_NORM = ''+1''), the FM ff is polarized to −ŷ; hence, I ISOC is negative (−x from right-to-left), which results in a negative output charge current I OUT . On the other hand, a negative current I IN depositing negative charge (Q FE_NORM = '' − 1'') to C FE results in positive I ISOC and I OUT . Therefore, in the MESO device shown in Fig. 3(b) , I OUT is always in the opposite direction as I IN , i.e., there is a signal inversion, and the MESO device operates as a ''current inverter.'' The magnitude of I OUT is determined by I ISOC , η, and the resistance ratio between R S1 , R S2 , and R ISOC .
The following circuit simulation is performed with Cadence Virtuoso Specter [13] simulator. We use a 14-nm process node transistor model [14] with V DD = 100 mV and V G = 0.8 V. (A higher voltage swing of V G is due to the transistor overdrive requirement.) η of 100% (ideal) is assumed in the simulation. 
III. SEQUENTIAL MESO CIRCUITS
The sequential function (e.g., flip-flops, registers, and latches) is critical for synchronous logic design which relies on the clock signal to control the state propagation. Since MESO device switching requires I supply , a clock signal (CLK) can be applied to the gate of the nMOS transistor to trigger the switching of the MESO device. However, for two or more cascaded MESO devices [e.g., Fig. 4(a) ], the state propagation is challenging with a single CLK due to: 1) directionality issue in which the MESO2's ME can switch the MESO1's FM through the MESO1's SO stack and 2) a pass-through issue when the switching of other cascaded MESO devices can occur further forward along the logic chain. Fig. 4 illustrates this issue in the three cascaded MESO devices controlled by a single-phase CLK, where the state passing through the logic chain causes the wrong values in the circuits. For example, at the first clock edge, MESO3's state should remain since MESO2's state before the first clock edge is ''0.'' However, the state change of MESO2 (which is triggered by MESO1) passes through MESO3.
To enable the unidirectional state propagation, we propose a three-phase clock design for sequential operation of the cascaded MESO devices. To simplify the explanation, we first look at the operation of the two cascaded MESO devices with the two phases of the three-phase clock and then extend this to three-phase clock design for all MESO sequential logic. Fig. 5(a) shows the equivalent circuit of the two cascaded MESO devices, where two transistors (M1 and M2 and M3 and M4) are added to each MESO. The gate terminals of M1 and M2 are connected to CLK1, while those of M3 and M4 are connected to CLK2. CLK1 and CLK2 shown in Fig. 5(b) are the two phases of the proposed three-phase clock, with 1.2-ns clock period, 10-ps rise/fall time, and the phase overlap of 1/3 (200 ps) of the clock phase. Since the output of MESO device inverts the input current direction, during the state propagation, MESO2 switches to the opposite state of the MESO1. Therefore, for state propagation test purposes, the initial states of MESO1 and MESO2 are set the same, namely, both ''0'' (−Q F on C FE1 and C FE2 , noted as initial condition 1) or ''1'' (+Q F on C FE1 and C FE2 , noted as initial condition 2). virtual ground, only when CLK1 and CLK2 overlap does a transient current path formed through C FE2 to a virtual ground, and MESO1 generates I O1 to switch C FE2 in MESO2. As shown in Fig. 6 (a) and (b), for initial condition 1, I O1 is only generated when CLK1 and CLK2 overlap, depositing positive charge on C FE2 and driving MESO2's state (shown as Q FE_NORM on C FE2 ) to ''1.'' Similarly, for initial condition 2, I O1 deposits negative charge on C FE2 , driving MESO2's state to ''0.'' The voltage across C FE2 , V FE2 , shows the nonlinear switching of FE during the state propagation, where MESO1's state remains unchanged.
A. TWO-PHASE CLOCK FOR TWO CASCADED MESO DEVICES

B. THREE-PHASE CLOCK FOR SEQUENTIAL MESO CIRCUITS
When cascading more stages (>2) of MESO devices for sequential function, two-phase clock will result the logic state passing through. For example, assuming a two-phase clock, when CLK1 and CLK2 overlap, MESO1 drives MESO2 while MESO2 can also drive another MESO device connected to its output [e.g., MESO3 shown in Fig. 7(a) ]. Since the state of MESO2 is uncertain while driving another MESO devices, this ''passing through'' will result in incorrect sequential function. To resolve this issue, we propose a universal solution with a three-phase clock (e.g., CLK1, CLK2, and CLK3). This ensures that only two cascaded MESO devices are logically connected for state propagation at any time. Fig. 7 shows the three-phase clock and the state propagation in a seven-stage cascaded MESO chain [ Fig. 7(a) ], where each clock signal overlaps with another only for 1/3 of clock phase [shaded area shown in Fig. 7(b) ]. The initial states of the MESO devices are ''0'' for MESO1, MESO2, MESO4, and MESO6, and ''1'' for MESO3, MESO5, and MESO7, respectively. When two clock phases overlap, the connected two MESO devices driven by their corresponding clock signals have supply current, and the logic state propagates from the first-to-the second MESO device in a unidirectional manner. For example [ Fig. 7(c)] , at t = 500-700 ps, CLK1 and CLK2 overlap, MESO1 drives MESO2, and MESO4 drives MESO5. MESO2 and MESO4 are separated with a high-impedance state since MESO3 is OFF (CLK3 = 0). Since MESO4 is ''0'' and MESO5 is already ''1,'' there is no switching in MESO5, hence only MESO2 switches to ''1.'' From 500 to 900 ps, only CLK2 is ON, and no switching occurs. At t = 900 ps to 1.1 ns, CLK2 and CLK3 overlap, MESO2 drives MESO3 to ''0,'' while MESO5 and MESO6 remain in ''1'' and ''0,'' respectively. At t = 1.3-1.5 ns, CLK3 and CLK1 overlap, and MESO3 drives MESO4 to ''1,'' while MESO6 and MESO7 remain unchanged. Now, since MESO4 is ''1,'' at t = 1.7-1.9 ns, CLK1 and CLK2 overlap, and MESO4 switches MESO5 to ''0.'' Similarly, the state continues propagating from MESO5 to MESO6 when CLK2 and CLK3 overlap and from MESO6 to MESO7 when CLK3 and CLK1 overlap again. After two clock periods, state of MESO1 propagates to MESO7. Note that CLK3 is required for three or more cascaded MESO devices to ensure that the state only propagates from one MESO to the other without transparently passing through to unwanted MESO devices to prevent the logic state uncertainty.
The proposed three-phase clocking scheme enables the design of sequential MESO circuits. Fig. 8 shows an example of circular shift register function implemented with the sequential MESO elements. Fig. 8(a) illustrates the equivalent circuits, where three flip-flops are connected in a circular manner, resulting a periodic 3-bit state output of ''001,'' ''010,'' ''100,'' and ''001'' for every 2/3 of the clock period. Fig. 8(b) shows the corresponding three MESO implementations, in which each MESO sequential element (e.g., MESO1, MESO2, and MESO3) corresponds to each flip-flop shown in Fig. 8(a) . Fig. 8(c) shows the output currents I O1 , I O2 , and I O3 of each MESO sequential circuit, where the arrow indicates the output current flow direction. Note that the output current is generated only when the corresponding two CLKs overlap (e.g., I O1 , I O2 , and I O3 are generated at CLK1-CLK2, CLK2-CLK3, and CLK3-CLK1, respectively) as illustrated by the shaded areas as shown in Fig. 8(c) . Since the MESO3 has its output connected to MESO1's input, the state of the MESO propagates through the chain of MESO devices in the order of MESO1, MESO2, and MESO3, respectively, realizing 3-bit output of ''001,'' ''010,'' and ''001'' every 900 ps [ Fig. 8(d)] .
Note that the proposed MESO sequential elements require two transistors with the MESO material operation to achieve the equivalent functionality as one CMOS sequential element (e.g., a CMOS flip-flop). Considering one CMOS flipflop standard cell typically requires 12 transistors, and one CMOS latch requires at least eight transistors, our proposed MESO sequential element with two CMOS transistors provides transistor count reduction comparing to the CMOS design. In addition, MESO is also known to be a back-end logic solution, which can be implemented in the interconnect layers for circuit footprint reduction [2] .
IV. COMBINATORIAL MESO CIRCUITS
Combinatorial logic is another common operation in logic circuit design, in which the output is a pure function of the present input only. In this section, we propose a design solution that can enable combinatorial MESO logic operation, which also provides efficient power gating to reduce the static leakage. Fig. 9(a) shows our proposed design to construct MESO combinatorial logic for two cascaded MESO devices (the output of MESO1 connecting to the input of MESO2). Different from the sequential MESO operation, the top terminal n1 and bottom terminal n2 of the SO stacks are connected in parallel, respectively, and n1 is connected to the source of the shared nMOS M1, and n2 is connected to the drain of the shared nMOS M2. The gate terminals of the M1 and M2 are connected to V G , which is a power gating signal for switching ON/OFF the MESO combinatorial circuits. The drain of M1 and source of M2 are connected to V DD and GND, respectively.
A. COMBINATORIAL OPERATION FOR TWO CASCADED MESO DEVICES
We also consider two initial conditions for the combinatorial MESO logic operation. For initial condition 1, the initial states of MESO1 and MESO2 are ''1'' and ''0,'' respectively, whereas for initial condition 2, the initial states of MESO1 and MESO2 are ''0'' and ''1,'' respectively. During the operation, V G remains ON, and MESO1 and MESO2 also remain at their initial states without any input current injected. When a discharging current I O0 is injected at o0, the input node of MESO1, C FE1 switches from +Q F to −Q F and MESO1 state changes from ''1'' to ''0.'' The switching of MESO1 generates a positive output current I O1 which drives C FE2 of MESO2 switching from −Q F to +Q F and changes the MESO2 state from ''0'' to ''1.'' The voltage across C FE2 of MESO2, V FE2 , indicates the FE switching. Similarly, initial condition 2 shows a positive current I O0 , triggering the switching of MESO1 from ''0'' to ''1'' and thereby generating a negative output I O1 that switches MESO2 from ''1'' to ''0.'' Different from the sequential operation, the combinatorial MESO switching and the state propagation are only triggered by the input current rather than the clock signal.
B. MULTISTAGE COMBINATORIAL MESO LOGIC
Our proposed solution can also be applied to cascading multiple MESO devices for combinatorial operation. Fig. 9(b) shows a six-stage MESO chain sharing two power gating transistors. When V G is ON at t = 100 ps, the input current I O0 triggers the switching of the MESO1 device which generates I O1 that drives and switches MESO2. The switching of the MESO2 device cascades to the next MESO device to trigger and switch the latter MESO3 device (e.g., I O2 -I O3 and so on). Therefore, the input current I O0 triggers the inversion of the MESO1's state such that it can propagate from MESO1 to MESO6. When V G is OFF, all MESO states are held due to the nonvolatility of the ME material and the FM (t > 2.65 ns). Note that the CMOS transistors are shared throughout all MESO stages, hence peripheral CMOS overhead for combinatorial MESO operation can be significantly reduced with deeper logic.
C. COMBINATORIAL MESO LOGIC OPERATION WITH SEQUENTIAL MESO LOGIC
With our proposed three-phase clocking and shared transistor techniques, logic based on sequential and combinatorial logic circuits can also be achieved. Fig. 10(a) shows the illustration of a basic logic function implemented with four flip-flops and eight inverters. Fig. 10(b) shows the equivalent circuit schematic of the corresponding MESO implementation, which has four sequential MESO devices (MESO_s1-MESO_s4) and eight combinatorial MESO devices (MESO_c1-MESO_c8). The initial states of the MESO devices are also shown in Fig. 10(a) elements are controlled by the proposed three-phase clock (Section III), while all the combinatorial MESO logic shares the two power gating transistors through the n1 and n2 nodes, respectively. Fig. 10(c) shows the simulation results of the logic function. V G turns ON at t = 50 ps and remains ON through the entire operation. When CLK1 is ON at t = 100 ps, the output of MESO_s1 drives the following combinatorial MESO_c1-MESO_c3 devices until reaching the sequential MESO_s2. When CLK1 and CLK2 overlap (t = 500-700 ps), the output of MESO_c3 begins to drive MESO_s2 switching, and the output of MESO_s2 propagates through combinatorial MESO_c4-MESO_c6 until reaching MESO_s3. Similarly, when CLK2 and CLK3 overlap (t = 900 ps to 1.1 ns), MESO_s3 switches and drives MESO_c7-MESO_c8. When CLK1 and CLK3 overlap (t = 1.3-1.5 ns), the output of MESO_c8 drives MESO_s4 switching. As a result, the corresponding VOLUME 5, NO. 1, JUNE 2019 synchronous logic operation is demonstrated with the sequential and combinatorial MESO circuits using the proposed three-phase clocking and transistor sharing techniques.
D. CMOS TRANSISTOR ENERGY OVERHEAD
For both the proposed combinatorial and sequential MESO circuits, we use CMOS transistors to assist the MESO circuit operation. For combinatorial MESO logic, the two CMOS header and footer transistors only serve as power gating devices and can be shared across all MESO gates. Therefore, the transistor energy does not increase linearly with increased MESO device counts. Also, the switching energy contribution of power gating transistors can be significantly reduced due to low switching activity in duty cycle.
For sequential MESO circuits, CMOS transistor switching energy needs to be taken into account. In a MESO flip-flopto-MESO flip-flop path with ten combinatorial MESO gates in between, the resulted clocking energy overhead is 5.7% of the total energy with fully balanced clock tree (which contributes 10% to the clock energy).
Note that the energy contribution of the CMOS transistor depends on both the CMOS technology and the MESO device parameters. Further innovations in clocking techniques can further improve the switching energy benefits of MESO circuits [2] .
V. CONCLUSION
Beyond-CMOS MESO technology has been explored to enable future technology scaling, ultralow voltage operation with significant improvement in computing energy efficiency (power-performance), and nonvolatility in logic. In this paper, we investigated device-circuit co-design of the MESO device technology to build the MESO logic family and enable the MESO logic functions for circuit and architecture exploration in synchronous pipelined computation. We proposed novel circuit techniques including three-phase clocking and transistor sharing to demonstrate MESO sequential and combinatorial circuits, respectively, which can be further extended to other MESO-based Boolean and majority/minority gates. All the logic functions are achieved at 100-mV V DD . We also implemented basic logic functions such as shift registers, and buffer flip-flop chain using the proposed MESO circuit designs. Our proposed techniques are not only important for demonstration of the MESO logic family with basic combinatorial and sequential functionality, but also critical for other Boolean and majority/minority gate operation in synchronized logic, which can help to bridge the gap between the novel logic device innovation at the device level and the energy efficiency design space exploration at the circuit and architecture level.
